Your browser does not support JavaScript!

Home    Gated dual-rail : a methodology for reducing the power consumption of monotonic dual-rail circuits  

Results - Details

Add to Basket
[Add to Basket]
Identifier 000318807
Title Gated dual-rail : a methodology for reducing the power consumption of monotonic dual-rail circuits
Alternative Title Κυκλώματα διπλής-ράγας με σήματα φραγής
Author Ματθαιάκης, Παύλος Εμμανουήλ
Thesis advisor Κατεβαίνης, Μανόλης
Abstract Monotonic dual-rail circuits exhibit data-dependent operation and adaptability to P,V,T variations. However, the transformation of a conventional digital circuit to a monotonic dual-rail equivalent incurs both a significant area and a significant power overhead. This work introduces Gated Dual-Rail circuits, i.e dual-rail circuits with gating signals and an automated design methodology for their implementation. Gated Dual-Rail circuits present power benefits compared to the conventional dual-rail ones. The automated Gated Dual-Rail methodology operates by firstly identifying portions of the circuit which do not contribute to any output evaluation for a given subset of primary input vector assignments. Then, it examines the option to prevent these portions from switching, by using area, timing and gating probability criteria. Based on the results of this analysis, it inserts gating circuitry in order to prevent signal transitions from propagating to the gated circuit portions. The Gated Dual-Rail methodology has been integrated in the SIS logic synthesis system. Results of applying this methodology to 22 benchmark circuits of International Workshop for Logic Synthesis have demonstrated that on average dynamic power consumption has been reduced by 25%.
Language English
Issue date 2007-09-11
Collection   School/Department--School of Sciences and Engineering--Department of Computer Science--Post-graduate theses
  Type of Work--Post-graduate theses
Views 475

Digital Documents
No preview available

Download document
View document
Views : 18