Your browser does not support JavaScript!

Home    Ένας Ελεγκτής για Διαφύλλωση Προσπελάσεων σε ένα Απλό Rambus  

Results - Details

Add to Basket
[Add to Basket]
Identifier uch.csd.msc//1994xanthaki
Title Ένας Ελεγκτής για Διαφύλλωση Προσπελάσεων σε ένα Απλό Rambus
Alternative Title A Memory Controller for Access Interleaving over a single Rambus
Creator Xanthaki, Zacharenia
Contributor Μ. Κατεβαίνης
Abstract While the need for higher memory bandwidth is increasing, the traditional DRAM interface becomes more and more a bottleneck that keeps the bandwidth of DRAM chips at low levels. This fact forces the designers to use expensive techniques for organizing the memory system in order to meet the bandwidth requirements. The Rambus solution is based on new DRAM architecture and a new DRAM interface that provides high bandwidth communication between the DRAM chips and the processing elements. The Rambus Channel uses a synchronous block oriented protocol. Each transcaction consists of 3 packets: request acknowledge and data. The bus runs at a 250MHz clock, and achieves a peak data rate of 500MBytes/s. We have designed a memory controller for access interleaving over Rambus. Our controller maximizes the utilization of the bus, by interleaving the requests whenever it is possible. The scheduling algorithm used by our controller schedules a new request every 9 Rambus cycles (36ns), with corresponds to a peak data throughput of 222 MBytes/s. Our controller handles individual word accessess, thus it could be used in a system that requires high data rates with increased bandwidth requirements, and accesses to non-sequential memory words, for example a supercomputer accessing non-cached vector elements with random stride. The chip was designed using the ES2 1.0 \(*mm CMOS standard cell proccess and it was successfully simulated for speeds up to 18.8MHz (53ns).
Subject rambus, memory controller, access interleaving
Αρχιτεκτονική Υπολογιστών και Ψηφιακά Συστήματα
Issue date 1994-03-01
Date available 1997-06-2
Collection   School/Department--School of Sciences and Engineering--Department of Computer Science--Post-graduate theses
  Type of Work--Post-graduate theses
Views 460

Digital Documents
No preview available

Download document
View document
Views : 3

No preview available

View document