Your browser does not support JavaScript!

Home    Υλοποίηση συνδυαστικών κυκλωμάτων πολλαπλής ράγας, μεταβλητής καθυστέρησης, με συστηματική κωδικοποίηση  

Results - Details

Add to Basket
[Add to Basket]
Identifier 000318790
Title Υλοποίηση συνδυαστικών κυκλωμάτων πολλαπλής ράγας, μεταβλητής καθυστέρησης, με συστηματική κωδικοποίηση
Alternative Title Implementation of multi-rail, delay insensitive circuits using systematic codes
Author Ασλανίδης, Ιορδάνης
Thesis advisor Κατεβαίνης, Μανόλης
Abstract During the last years, asynchronous design has resurfaced as a proposed solution for a number of difficult problems of digital circuits's design. These problems include performance scaling and power consumption. The most common technique for implementing the combinational parts of the asynchronous circuits i.e. quasi delay insensitive (DI) circuits, is the Dual - Rail transformation. The Dual - Rail circuits impose significant area overhead around about 100% when compared to the area of the conventional unencoded digital circuits. This is the significant drawback for their use in a complete digital circuit, thus it is only applied on subcircuits. In this master thesis, a novel transformation is presented for the implementation of combinational DI circuits, which uses sytematic codes. This new technique, leads to Multi - Rail encoded circuits, whose aim is to reduce the area overhead when compared to the conventional dual-rail encoding. We introduce methodologies for DI circuits which are general and are not tide to any specific DI code. In our work, we have explored the systematic code implementation using the Berger code and a subset of the Sperner code, with systematic properties. The implementation methodology has been automated and is now supported by the SIS logic synthesis system. The results of implementing the methodology on a subset of the IWLS circuits demonstrated that at least half of the benchmark circuits experienced area and power reduction. Results also showed, that circuits implemented using the longer, in bit length, Sperner code had higher benefits than those using the, smaller, Berger codes. Thus, we have concluded that a DI code that uses the optimum number of bits may not necessarily be the optimal choice when used to implenment DI logic circuits.
Language Greek
Issue date 2007-09-11
Collection   School/Department--School of Sciences and Engineering--Department of Computer Science--Post-graduate theses
  Type of Work--Post-graduate theses
Views 428

Digital Documents
No preview available

Download document