Your browser does not support JavaScript!

Post-graduate theses

Search command : Author="Στεφανίδης"  And Author="Κωνσταντίνος"

Current Record: 676 of 824

Back to Results Previous page
Next page
Add to Basket
[Add to Basket]
Identifier uch.csd.msc//2000nikologiannis
Title Αποδοτική Οργάνωση Ουρών ανά Ροή σε DRAM για Ταχύτητα Γραμμής OC-192 με τη Χρήση Τεχνικών Εκτέλεσης Εκτός Σειράς
Alternative Title Efficient Per-Flow Queueing in DRAM at OC-192 Line Rate using Out-of-Order Execution Techniques
Creator Nikologiannis, Aristides A
Abstract The explosive growth of Internet traffic has created an acute demand for networks of ever increasing throughput. Besides raw throughput, modern mutlimedia applications also demand Quality of Service (QoS) guarantees. Both of these requirements result in a new generation of switches and routers, which use specialized hardware to support high speeds and advanced QoS. This thesis studies one of the subsystems of such switches/routers, namely queue management in the ingress and egress line cards at OC-192 (10 Gbps) line rate. The provision of QoS guarantee usually requires flow isolation, which is often achieved using per-flow queueing. The implementation of a queue manager, supporting thousands of flows and operating at such high speed, is challenging. We study thoroughly this issue and we show that the queue manager implementation is feasible by using advanced hardware techniques, similar to those employed in the supercomputers of the 60's and in modern microprocessors. We use DRAM technology for buffer memory in order to provide large buffer space. To effectively deal with bank conflicts in the DRAM buffer, we have to use multiple pipelined control processes, out-of-order execution and operand renaming techniques. To avoid off-chip SRAM, we maintain the queue management pointers in the buffer memory, using free buffer preallocation and free list bypassing. We have described our architecture using behavioral Verilog (Hardware Description Language), at a clock cycle accurate level, assuming Rambus DRAM, and we have partially verified it by short simulation runs.
Issue date 2000-11-01
Date available 2000-11-27
Collection   School/Department--School of Sciences and Engineering--Department of Computer Science--Post-graduate theses
  Type of Work--Post-graduate theses
Permanent Link https://elocus.lib.uoc.gr//dlib/b/f/a/metadata-dlib-2000nikologiannis.tkl Bookmark and Share
Views 384

Digital Documents
No preview available

View document

No preview available

Download document
View document
Views : 3